Time mode
pyrung.core.time_mode
Time modes for PLC simulation.
TimeMode
Bases: Enum
Simulation time modes.
Each scan advances by a fixed dt, regardless of wall clock.
Use for unit tests and deterministic simulations.
Simulation clock tracks actual elapsed time.
Use for integration tests and hardware-in-loop.